## Enhanced Product

## FEATURES

12-bit plus sign SAR ADC
True bipolar input ranges
Software-selectable input ranges
$\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 2.5 \mathrm{~V}, 0 \mathrm{~V}$ to +10 V
Military temperature range: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
500 kSPS throughput rate
8 analog input channels with channel sequencer
Single-ended, true differential, and pseudo differential analog input capability
High analog input impedance
Low power: 18 mW
Temperature indicator
Full power signal bandwidth: $\mathbf{2 2} \mathbf{~ M H z}$
Internal 2.5 V reference
High speed serial interface
Power-down modes
Controlled manufacturing baseline
Single assembly/test site
20-lead TSSOP package
iCMOS process technology
Qualification data available on request

## ENHANCED PRODUCT FEATURES

Supports defense and aerospace applications (AQEC standard)
Military temperature range: $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$
Controlled manufacturing baseline
One assembly/test site
One fabrication site
Enhanced product change notification
Qualification data available on request

## GENERAL DESCRIPTION

The AD7327-EP ${ }^{1}$ is an 8 -channel, 12 -bit plus sign successive approximation ADC designed on the $i \mathrm{CMOS}^{m " 1}$ (industrial CMOS) process. It enables the development of a wide range of high performance analog ICs capable of 33 V operation in a footprint that no previous generation of high voltage devices achieved. Unlike analog ICs using conventional CMOS processes, $i$ CMOS components can accept bipolar input signals while providing increased performance, dramatically reduced power consumption, and reduced package size.

The AD7327-EP can accept true bipolar analog input signals, software-selectable from $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 2.5 \mathrm{~V}$, and 0 V to +10 V . Each analog input channel can be independently programmed to one of the four input ranges. The analog input channels on

[^0]
the AD7327-EP can be programmed to be single-ended, true differential, or pseudo differential.

The ADC contains a 2.5 V internal reference. The AD7327-EP also allows external reference operation. If a 3 V reference is applied to the REFIN/OUT pin, the AD7327-EP can accept a true bipolar $\pm 12 \mathrm{~V}$ analog input. Minimum $\pm 12 \mathrm{~V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ supplies are required for the $\pm 12 \mathrm{~V}$ input range. The ADC has a high speed serial interface that can operate at throughput rates up to 500 kSPS .

The AD7327-EP is housed in a 20-lead TSSOP with operation specified from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Additional application and technical information can be found in the AD7327 data sheet.

## PRODUCT HIGHLIGHTS

1. The AD7327-EP can accept true bipolar analog input signals, $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 2.5 \mathrm{~V}$, and 0 V to +10 V (unipolar).
2. The eight analog inputs can be configured as eight singleended inputs, four true differential inputs, four pseudo differential inputs, or seven pseudo differential inputs.
3. 500 kSPS serial interface. SPI $^{\circ}-/ \mathrm{QSPI}^{\mathrm{mow}}$-/DSP-/MICROWIRE ${ }^{\mathrm{mow}}$ compatible interface.
4. Low power, 18 mW , at a maximum throughput rate of 500 kSPS.
5. Channel sequencer.

## TABLE OF CONTENTS

Features ..... 1
Functional Block Diagram ..... 1
General Description .....  1
Product Highlights .....  1
Revision History ..... 2
Specifications ..... 3
Timing Specifications .....  7

## REVISION HISTORY

## 9/15—Rev. A to Rev. B

Added Enhanced Product Features Section................................ 1

## 10/14-Rev. 0 to Rev. A

Changes to Operating Temperature Range, Table 3 $\qquad$ .. 8
Absolute Maximum Ratings .....  8
ESD Caution .....  8
Pin Configuration and Function Descriptions .....  9
Typical Performance Characteristics ..... 10
Outline Dimensions ..... 14
Ordering Guide ..... 14

9/14—Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ to $16.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-12 \mathrm{~V}$ to $-16.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{DRIVE}}=2.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=2.5 \mathrm{~V}$ to 3.0 V internal/external, $\mathrm{fsCLK}=10 \mathrm{MHz}, \mathrm{f}_{\mathrm{s}}=500 \mathrm{kSPS}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MAX}}$ to $\mathrm{T}_{\mathrm{MIN}}$, unless otherwise noted.

Table 1.

| Parameter ${ }^{1}$ | B Version |  |  | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max |  |  |
| DYNAMIC PERFORMANCE |  |  |  |  | $\mathrm{fiN}_{\text {I }}=50 \mathrm{kHz}$ sine wave |
| Signal-to-Noise Ratio (SNR) ${ }^{2}$ | 76 |  |  | dB | Differential mode, $\mathrm{V}_{\mathrm{cc}}=4.75 \mathrm{~V}$ to 5.25 V |
|  | 75.5 |  |  | dB | Differential mode, $\mathrm{V}_{\text {cc }}<4.75 \mathrm{~V}$ |
|  | 72 |  |  | dB | Single-ended/pseudo differential mode; $\pm 10 \mathrm{~V}$, $\pm 2.5 \mathrm{~V}$ and $\pm 5 \mathrm{~V}$ ranges, $\mathrm{V}_{c c}=4.75 \mathrm{~V}$ to 5.25 V |
|  | 71.7 |  |  | dB | Single-ended/pseudo differential mode; 0 V to 10 V $\mathrm{V}_{\mathrm{cc}}=4.75 \mathrm{~V}$ to 5.25 V and all ranges at $\mathrm{V}_{\mathrm{cc}}<4.75 \mathrm{~V}$ |
| Signal-to-Noise + Distortion (SINAD) ${ }^{2}$ | 75 |  |  | dB | Differential mode; $\pm 2.5 \mathrm{~V}$ and $\pm 5 \mathrm{~V}$ ranges |
|  | 74 |  |  |  | Differential mode; 0 V to 10 V |
|  |  | 76 |  | dB | Differential mode; $\pm 10 \mathrm{~V}$ range |
|  | 70.7 |  |  | dB | Single-ended/pseudo differential mode; $\pm 2.5 \mathrm{~V}$ and $\pm 5 \mathrm{~V}$ ranges |
|  |  | 72.5 |  | dB | Single-ended/pseudo differential mode; 0 V to +10 V and $\pm 10 \mathrm{~V}$ ranges |
| Total Harmonic Distortion (THD) ${ }^{2}$ |  |  | -79.3 | dB | Differential mode; $\pm 2.5 \mathrm{~V}$ and $\pm 5 \mathrm{~V}$ ranges |
|  |  |  | -78.8 | dB | Differential mode; 0 V to 10 V ranges |
|  |  | -82 |  | dB | Differential mode; $\pm 10 \mathrm{~V}$ range |
|  |  |  | -76 | dB | Single-ended/pseudo differential mode; $\pm 5 \mathrm{~V}$ range |
|  |  |  | -77.3 | dB | Single-ended/pseudo differential mode; $\pm 2.5 \mathrm{~V}$ range |
|  |  | -80 |  | dB | Single-ended/pseudo differential mode; 0 V to +10 V and $\pm 10 \mathrm{~V}$ ranges |
| Peak Harmonic or Spurious Noise (SFDR) ${ }^{2}$ |  |  | -80 | dB | Differential mode; $\pm 2.5 \mathrm{~V}$ and $\pm 5 \mathrm{~V}$ ranges |
|  |  |  | -80 | dB | Differential mode; 0 V to 10 V ranges |
|  |  | -82 |  | dB | Differential mode; $\pm 10 \mathrm{~V}$ ranges |
|  |  |  | -77.2 | dB | Single-ended/pseudo differential mode; $\pm 5 \mathrm{~V}$ range |
|  |  |  | -78.9 |  | Single-ended/pseudo differential mode; $\pm 2.5 \mathrm{~V}$ range |
|  |  | -79 |  | dB | Single-ended/pseudo differential mode; 0 V to +10 V and $\pm 10 \mathrm{~V}$ ranges |
| Intermodulation Distortion (IMD) ${ }^{2}$ |  |  |  |  | $\mathrm{f}_{\mathrm{A}}=50 \mathrm{kHz}, \mathrm{f}_{\mathrm{B}}=30 \mathrm{kHz}$ |
| Second-Order Terms |  | -88 |  | dB |  |
| Third-Order Terms |  | -90 |  | dB |  |
| Aperture Delay ${ }^{3}$ |  | 7 |  | ns |  |
| Aperture Jitter ${ }^{3}$ |  | 50 |  | ps |  |
| Common-Mode Rejection (CMRR) ${ }^{2}$ |  | -79 |  | dB | Up to 100 kHz ripple frequency; see Figure 17 |
| Channel-to-Channel Isolation ${ }^{2}$ |  | -72 |  | dB | fin on unselected channels up to 100 kHz ; see Figure 14 |
| Full Power Bandwidth |  | 22 |  | MHz | At 3 dB |
|  |  | 5 |  | MHz | At 0.1 dB |




| Parameter ${ }^{1}$ | B Version |  |  | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max |  |  |
| Normal Mode (Operational) |  |  |  |  | $\mathrm{f}_{\text {SAMPLE }}=500 \mathrm{kSPS}$ |
| ldo |  |  | 195 | $\mu \mathrm{A}$ | $V_{\text {DD }}=16.5 \mathrm{~V}$ |
| Iss |  |  | 215 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {SS }}=-16.5 \mathrm{~V}$ |
| Icc and Idrive |  |  | 2.3 | mA | $\mathrm{V}_{\text {cC }} / \mathrm{V}_{\text {DRIVE }}=5.25 \mathrm{~V}$ |
| Autostandby Mode (Dynamic) |  |  |  |  | $\mathrm{f}_{\text {SAMPLE }}=250 \mathrm{kSPS}$ |
| ldo |  |  | 100 | $\mu \mathrm{A}$ | $V_{\text {D }}=16.5 \mathrm{~V}$ |
| 15 |  |  | 110 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {SS }}=-16.5 \mathrm{~V}$ |
| Icc and Idrive |  |  | 0.87 | mA | $\mathrm{V}_{\text {CC }} / \mathrm{V}_{\text {dRIVE }}=5.25 \mathrm{~V}$ |
| Autoshutdown Mode (Static) |  |  |  |  | SCLK on or off |
| ldo |  |  | 1 | $\mu \mathrm{A}$ | $V_{\text {DD }}=16.5 \mathrm{~V}$ |
| Iss |  |  | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {SS }}=-16.5 \mathrm{~V}$ |
| Icc and Idrive |  |  | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {cc }} / \mathrm{V}_{\text {drive }}=5.25 \mathrm{~V}$ |
| Full Shutdown Mode |  |  |  |  | SCLK on or off |
| IDD |  |  | 1 | $\mu \mathrm{A}$ | $V_{\text {DD }}=16.5 \mathrm{~V}$ |
| Iss |  |  | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {SS }}=-16.5 \mathrm{~V}$ |
| $\mathrm{I}_{\text {CC }}$ and $\mathrm{Idrive}^{\text {d }}$ |  |  | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }} / \mathrm{V}_{\text {DRVE }}=5.25 \mathrm{~V}$ |
| POWER DISSIPATION |  |  |  |  |  |
| Normal Mode (Operational) |  |  | 19 | mW | $\mathrm{V}_{\mathrm{DD}}=+16.5 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=-16.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+5.25 \mathrm{~V}$ |
| Full Shutdown Mode |  |  | 38.25 | $\mu \mathrm{W}$ | $\mathrm{V}_{\mathrm{DD}}=+16.5 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=-16.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+5.25 \mathrm{~V}$ |

${ }^{1}$ Temperature range is $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
${ }^{2}$ See the terminology section of the AD7327 data sheet.
${ }^{3}$ Sample tested during initial release to ensure compliance.
${ }^{4}$ For dc accuracy specifications, the LSB size for differential mode is FSR/8192. For single-ended mode/pseudo differential mode, the LSB size is FSR/4096, unless otherwise noted.
${ }^{5}$ Unipolar 0 V to 10 V range with straight binary output coding.
${ }^{6}$ Bipolar range with twos complement output coding.

## TIMING SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ to $16.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-12 \mathrm{~V}$ to $-16.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~V}_{\text {DRIVE }}=2.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=2.5 \mathrm{~V}$ to 3.0 V internal/external, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MAX}}$ to $\mathrm{T}_{\text {MIN }}$. Timing specifications apply with a 32 pF load, unless otherwise noted. ${ }^{1}$

Table 2.

| Parameter | Limit at $\mathrm{T}_{\text {min, }} \mathrm{T}_{\text {max }}$ |  | Unit | Description $\mathbf{V}_{\text {drive }} \leq \mathbf{V}_{\text {cc }}$ |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{V}_{\mathrm{cc}}<4.75 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{cc}}=4.75 \mathrm{~V}$ to 5.25 V |  |  |
| $\mathrm{fscık}^{\text {f }}$ | 50 | 50 | kHz min |  |
|  | 10 | 10 | MHz max |  |
| tconvert | $16 \times \mathrm{t}_{\text {scık }}$ | $16 \times \mathrm{tscık}$ | ns max | $\mathrm{t}_{\text {SCLK }}=1 / \mathrm{f}_{\text {ScLk }}$ |
| touiet | 75 | 60 | $n s$ min | Minimum time between end of serial read and next falling edge of $\overline{C S}$ |
| $\mathrm{t}_{1}$ | 12 | 5 | ns min | Minimum $\overline{\mathrm{CS}}$ pulse width |
| $\mathrm{t}_{2}{ }^{2}$ | 25 | 20 | $n s$ min | $\overline{\mathrm{CS}}$ to SCLK set-up time; bipolar input ranges ( $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 2.5 \mathrm{~V})$ |
|  | 45 | 35 | ns min | Unipolar input range ( 0 V to 10 V ) |
| $\mathrm{t}_{3}$ | 26 | 14 | ns max | Delay from $\overline{C S}$ until DOUT three-state disabled |
| $\mathrm{t}_{4}$ | 57 | 43 | ns max | Data access time after SCLK falling edge |
| $\mathrm{t}_{5}$ | $0.4 \times \mathrm{tscLk}$ | $0.4 \times \mathrm{tscLk}$ | $n s$ min | SCLK low pulse width |
| $\mathrm{t}_{6}$ | $0.4 \times$ tscık | $0.4 \times$ tscık | ns min | SCLK high pulse width |
| $\mathrm{t}_{7}$ | 13 | 8 | ns min | SCLK to data valid hold time |
| $\mathrm{t}_{8}$ | 40 | 22 | ns max | SCLK falling edge to DOUT high impedance |
|  | 10 | 9 | $n \mathrm{nmin}$ | SCLK falling edge to DOUT high impedance |
| $\mathrm{t}_{9}$ | 4 | 4 | $n \mathrm{nmin}$ | DIN set-up time prior to SCLK falling edge |
| $\mathrm{t}_{10}$ | 2 | 2 | $n \mathrm{nmin}$ | DIN hold time after SCLK falling edge |
| tpower-UP | 750 | 750 | ns max | Power-up from autostandby |
|  | 500 | 500 | $\mu \mathrm{s}$ max | Power-up from full shutdown/autoshutdown mode, internal reference |
|  | 25 | 25 | $\mu \mathrm{s}$ typ | Power-up from full shutdown/autoshutdown mode, external reference |

[^1]

Figure 2. Serial Interface Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 3.

| Parameter | Rating |
| :---: | :---: |
| VDD to AGND, DGND | -0.3 V to +16.5 V |
| Vss to AGND, DGND | +0.3 V to -16.5 V |
| $\mathrm{V}_{\text {D }}$ to $\mathrm{V}_{\text {cc }}$ | V cc -0.3 V to 16.5 V |
| $V_{\text {cc }}$ to AGND, DGND | -0.3 V to +7 V |
| V ${ }_{\text {dive }}$ to AGND, DGND | -0.3 V to +7 V |
| AGND to DGND | -0.3 V to +0.3 V |
| Analog Input Voltage to AGND | $\mathrm{V}_{S S}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Digital Input Voltage to DGND | -0.3 V to +7 V |
| Digital Output Voltage to GND | -0.3 V to $\mathrm{V}_{\text {drive }}+0.3 \mathrm{~V}$ |
| REFIN to AGND | -0.3 V to $\mathrm{V}_{\text {cc }}+0.3 \mathrm{~V}$ |
| Input Current to Any Pin Except Supplies ${ }^{1}$ | $\pm 10 \mathrm{~mA}$ |
| Operating Temperature Range | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| TSSOP Package |  |
| $\theta_{\text {JA }}$ Thermal Impedance | $143{ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {נc }}$ Thermal Impedance | $45^{\circ} \mathrm{C} / \mathrm{W}$ |
| Pb -Free Temperature, Soldering Reflow | $260(0)^{\circ} \mathrm{C}$ |
| ESD | 2.5 kV |

[^2]Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. TSSOP Pin Configuration
Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | $\overline{\overline{C S}}$ | Chip Select. Active low logic input. This input provides the dual function of initiating conversions on the AD7327-EP and frames the serial data transfer. |
| 2 | DIN | Data In. Data to be written to the on-chip registers is provided on this input and is clocked into the AD7327-EP on the falling edge of SCLK (see the Registers section of AD7327 data sheet). |
| 3,19 | DGND | Digital Ground. Ground reference point for all digital circuitry on the AD7327-EP. The DGND and AGND voltages, ideally, share the same potential and must not be more than 0.3 V apart, even on a transient basis. |
| 4 | AGND | Analog Ground. Ground reference point for all analog circuitry on the AD7327-EP. Refer all analog input signals and any external reference signal to this AGND voltage. The AGND and DGND voltages, ideally, share the same potential and must not be more than 0.3 V apart, even on a transient basis. |
| 5 | REFIN/OUT | Reference Input/Reference Output. The on-chip reference is available on this pin for external use to the AD7327-EP. The nominal internal reference voltage is 2.5 V , which appears at this pin. Place a 680 nF capacitor on the reference pin (see the Reference section of the AD7327 data sheet). Alternatively, the internal reference can be disabled and an external reference applied to this input. On power-up, the external reference mode is the default condition. |
| 6 | $V_{\text {ss }}$ | Negative Power Supply Voltage. This is the negative supply voltage for the analog input section. |
| $\begin{aligned} & 7,8,14,13,9 \\ & 10,12,11 \end{aligned}$ | $\mathrm{V}_{1 \times} 0$ to $\mathrm{V}_{1 \times} 7$ | Analog Input 0 to Analog Input 7. The analog inputs are multiplexed into the on-chip track-and-hold. The analog input channel for conversion is selected by programming the channel address Bit ADD2 through Bit ADD0 in the control register. The inputs can be configured as eight single-ended inputs, four true differential input pairs, four pseudo differential inputs, or seven pseudo differential inputs. The configuration of the analog inputs is selected by programming the mode bits, Bit Mode 1 and Bit Mode 0 , in the control register. The input range on each input channel is controlled by programming the range registers. Input ranges of $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 2.5 \mathrm{~V}$, and 0 V to +10 V can be selected on each analog input channel when $\mathrm{a}+2.5 \mathrm{~V}$ reference voltage is used (see the Registers section of AD7327 data sheet). |
| 15 | $V_{\text {DD }}$ | Positive Power Supply Voltage. This is the positive supply voltage for the analog input section. |
| 16 | Vcc | Analog Supply Voltage, 2.7 V to 5.25 V . This is the supply voltage for the ADC core on the AD7327-EP. Decouple this supply to AGND. |
| 17 | V ${ }_{\text {drive }}$ | Logic Power Supply Input. The voltage supplied at this pin determines at what voltage the interface operates. Decouple this pin to DGND. The voltage at this pin may be different to that at $\mathrm{V}_{c c}$, but it must not exceed $\mathrm{V}_{\text {cc }}$ by more than 0.3 V . |
| 18 | DOUT | Serial Data Output. The conversion output data is supplied to this pin as a serial data stream. The bits are clocked out on the falling edge of the SCLK input, and 16 SCLKs are required to access the data. The data stream consists of three channel identification bits, the sign bit, and 12 bits of conversion data. The data is provided MSB first (see the Serial Interface section of AD7327 data sheet). |
| 20 | SCLK | Serial Clock, Logic Input. A serial clock input provides the SCLK used for accessing the data from the AD7327-EP. This clock is also used as the clock source for the conversion process. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. FFT True Differential Mode


Figure 5. FFT Single-Ended Mode


Figure 6. Typical DNL True Differential Mode


Figure 7. Typical INL True Differential Mode


Figure 8. Typical DNL Single-Ended Mode


Figure 9. Typical INL Single-Ended Mode


Figure 10. THD vs. Analog Input Frequency for Single-Ended (SE) and True Differential Mode (Diff) at $3 \mathrm{~V} V_{c c}$


Figure 11. THD vs. Analog Input Frequency
for Single-Ended (SE) and True Differential Mode (Diff) at 5 V Vcc


Figure 12. SINAD vs. Analog Input Frequency for Single-Ended (SE) and True Differential Mode (Diff) at $3 \mathrm{~V} V_{C c}$


Figure 13. SINAD vs. Analog Input Frequency
for Single-Ended (SE) and True Differential Mode (Diff) at 5 V V Cc


Figure 14. Channel-to-Channel Isolation


Figure 15. Histogram of Codes, True Differential Mode


Figure 16. Histogram of Codes, Single-Ended Mode


Figure 17. CMRR vs. Common-Mode Ripple Frequency


Figure 18. DNL Error vs. Supply Voltage at 500 kSPS


Figure 19. INL Error vs. Supply Voltage at 500 kSPS


Figure 20. PSRR vs. Supply Ripple Frequency Without Supply Decoupling


Figure 21. THD vs. Analog Input Frequency for Various Source Impedances, True Differential Mode


Figure 22. THD vs. Analog Input Frequency for Various Source Impedances, Single-Ended Mode

## OUTLINE DIMENSIONS



Figure 23. 20-Lead Thin Shrink Small Outline Package [TSSOP] (RU-20)
Dimensions show in millimeters

| ORDERING GUIDE | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| Model $^{1}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $20-$ Lead $[$ TSSOP $]$ | RU-20 |
| AD7327TRU-EP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $20-$-Lead $[$ TSSOP $]$ | RU-20 |
| AD7327TRU-EP-RL7 |  | Evaluation Board |  |
| EVAL-AD7327SDZ | Controller Board |  |  |
| EVAL-SDP-CB1Z |  |  |  |


[^0]:    ${ }^{1}$ Protected by U.S. Patent No. 6,731,232.
    Rev. B
    Document Feedback
    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

[^1]:    ${ }^{1}$ Sample tested during initial release to ensure compliance. All input signals are specified with $\mathrm{tr}=\mathrm{tf}=5 \mathrm{~ns}\left(10 \%\right.$ to $90 \%$ of $\mathrm{V}_{\text {DRIVE }}$ ) and timed from a voltage level of 1.6 V .
    ${ }^{2}$ When using the 0 V to 10 V unipolar range, running at 500 kSPS throughput rate with $\mathrm{t}_{2}$ at 20 ns , the mark space ratio needs to be limited to $50: 50$.

[^2]:    ${ }^{1}$ Transient currents of up to 100 mA do not cause SCR latch-up.

