# PERICOM®

# PI3VDP411LST

#### Digital Video Level Shifter for dual mode DP signals w/ inverting buffer for HPD signal

#### **Features**

- ➔ Converts low-swing AC coupled differential input to HDMI rev 1.3 compliant open-drain current steering Rx terminated differential output
- ➔ HDMI level shifting operation up to 2.5Gbps per lane (250MHz pixel clock)
- ➔ Integrated 50-ohm termination resistors for AC-coupled differential inputs.
- ➔ Enable/Disable feature to turn off TMDS outputs to enter lowpower state.
- → Output slew rate control on TMDS outputs to minimize EMI.
- Transparent operation: no re-timing or configuration required.
- → 3.3 Power supply required.
- ➔ Integrated ESD protection up to 8kV contact on all high speed I/O pins (IN\_x and OUT\_x) per IEC61000-4-2 specification, level 4
- → DDC level shifters from 5V down to 3.3V
- → Inverting level shifter for HPD signal from HDMI/DVI
- → connector
- ➔ Integrated pull-down on HPD\_sink input guarantees "input low" when no display is plugged in
- → Packaging (Pb-Free & Green)
  - 48 TQFN, 7mm × 7mm (ZD)
  - □ 48 TQFN, 7mm × 7mm (ZB)

#### Pin Configuration 48-Pin TQFN (ZD/ZB)



#### Description

Pericom Semiconductor's PI3VDP411LST provides the ability to use a Dual-mode Display Port transmitter in HDMI mode. This flexibility provides the user a choice of how to connect to their favorite display. All signal paths accept AC coupled video signals. The PI3VDP411LST converts this AC coupled signal into an HDMI rev 1.3 compliant signal with proper signal swing. This conversion is automatic and transparent to the user.

The PI3VDP411LST supports up to 2.5Gbps, which provides 12bits of color depth per channel, as indicated in HDMI rev 1.3.

#### **Block Diagram**



#### Digital Video Level Shifter for dual mode DP signals w/ inverting buffer for HPD signal

**Maximum Ratings** (Above which useful life may be impaired. For user guidelines, not tested.)

Storage Temperature65°C to +150°C
Supply Voltage to Ground Potential0.5V to +5V
DC Input Voltage0.5V to V <sub>DD</sub>
DC Output Current120mA
Power Dissipation1.0W

**Note:** Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **Table 2: Signal Descriptions**

Pin Name	Туре	Descrip	otion			
		Enable fo	or level shifter path			
OE# 5.5V tolerant low- ended input IN_D4+ Differential input IN_D4- Differential input IN_D3+ Differential input IN_D3- Differential input IN_D2+ Differential input IN_D2+ Differential input IN_D1+ Differential input	5.5V tolerant low-voltage single-	OE#	IN_D Termination	OUT_D Outputs		
OE#	ended input	1	>100KΩ	High-Z		
		0	50Ω	Active		
IN_D4+	Differential input	Low-swing diff input from GMCH PCIE outputs. IN_D4 makes a differential pair with IN_D4				
IN_D4-	Differential input		ng diff input from GMCH differential pair with IN_			
IN_D3+	Differential input		ng diff input from GMCH differential pair with IN_			
IN_D3-	Differential input	Low-swing diff input from GMCH PCIE outputs. IN_D3- makes a differential pair with IN_D3+.				
IN_D2+	Differential input	Low-swing diff input from GMCH PCIE outputs. IN_D2+ makes a differential pair with IN_D2				
IN_D2-	Differential input		ng diff input from GMCH differential pair with IN_			
IN_D1+	Differential input		ng diff input from GMCH differential pair with IN_			
IN_D1-	Differential input		ng diff input from GMCH differential pair with IN_			
OUT_D4+	TMDS Differential output	HDMI 1.3 compliant TMDS output. OUT_D4+ makes a d ferential output signal with OUT_D4				
OUT_D4-	TMDS Differential output	HDMI 1.3 compliant TMDS output. OUT_D4– makes a d ferential output signal with OUT_D4+.				
OUT_D3+	TMDS Differential output	HDMI 1.3 compliant TMDS output. OUT_D3+ makes a di ferential output signal with OUT_D3				
OUT_D3-	TMDS Differential output		.3 compliant TMDS output output signal with OUT_			

#### Digital Video Level Shifter for dual mode DP signals w/ inverting buffer for HPD signal

Pin Name	Туре	Description				
OUT_D2+	TMDS Differential output	HDMI 1.3 compliant TMDS out tial output signal with OUT_D2	tput. OUT_D2+ makes a differen- 			
OUT_D2-	TMDS Differential output	HDMI 1.3 compliant TMDS out tial output signal with OUT_D2	tput. OUT_D2- makes a differen- +.			
OUT_D1+	TMDS Differential output	HDMI 1.3 compliant TMDS output. OUT_D1+ makes a differential output signal with OUT_D1				
OUT_D1-	TMDS Differential output	HDMI 1.3 compliant TMDS out tial output signal with OUT_D1	tput. OUT_D1- makes a differen- +.			
HPD_SINK	5V tolerance single-ended input	Low Frequency, 0V to 5V (nominal) input signal. This sig- nal comes from the HDMI connector. Voltage High indicates "plugged" state; voltage low indicated "unplugged". HPD_SINK is pulled down by an integrated 100K ohm pull-down resistor.				
HPD_SOURCE#	1V buffer	Inverted buffer from 0V to 5V input signal. If input is LOGIC HIGH, then output will be LOGIC LOW, with $V_{OL}$ max of 0.1V max. If input is LOGIC LOW, then output will be LOGIC HIGH, with $V_{OH}$ of 0.8V min.				
SCL_SOURCE	Single-ended 3.3V open-drain DDC I/O	3.3V DDC Data I/O. Pulled up by external termination to 3.3V. Connected to SCL_SINK through voltage-limiting integrated NMOS passgate.				
SDA_SOURCE	Single-ended 3.3V open-drain DDC I/O	3.3V DDC Data I/O. Pulled up by external termination to 3.3V. Connected to SDA_SINK through voltage-limiting integrated NMOS passgate.				
SCL_SINK	Single-ended 5V open-drain DDC I/O	5V DDC Clock I/O. Pulled up b Connected to SCL_SOURCE th NMOS passgate.	y external termination to 5V. rough voltage-limiting integrated			
SDA_SINK	Single-ended 5V open-drain DDC I/O	5V DDC Data I/O. Pulled up by nected to SDA_SOURCE throug NMOS passgate.	external termination to 5V. Con- gh voltage-limiting integrated			
		Enables bias voltage to the DDC be implemented as a bias voltage gates themselves.)	passgate level shifter gates. (May e connection to the DDC pass			
DDC_EN	5.0V tolerant Single-ended input	DDC_EN	Passgate			
		0V	Disabled			
		3.3V	Enabled			
V <sub>DD</sub>	3.3V DC Supply	3.3V ± 10%				
OC_2 (1)	3.3V single-ended control input	Acceptable connections to OC_				
(REXT)	s.s v single chack control input	GND; Resistor to 3.3V; NC. (Resistor should be 0-ohm).				

#### Note:

1) internal 100Kohm pull-up

#### Digital Video Level Shifter for dual mode DP signals w/ inverting buffer for HPD signal

Pin Name	Туре	Description
OC_3	Analog connection to external compo- nent or supply	Acceptable connections to OC_3 pin are: short to 3.3V or to GND; NC.
OC_0		
OC_1	Output and Input jitter elimination	Control pins are to enable Jitter elimination features.
EQ_0	control	For normal operation these pins are tied GND or to VDD. Please see the truth tables for more information.
EQ_1		see the truth tables for more morniation.

#### **Truth Table 1**

OC_3 <sup>(2)</sup>	OC_2 <sup>(1)</sup>	OC_1 <sup>(1)</sup>	OC_0 <sup>(1)</sup>	Vswing (mV)	Pre/De-emphasis
0	0	0	0	500	0
0	0	0	1	600	0
0	0	1	0	750	0
0	0	1	1	1000	0
0	1	0	0	500	0
0	1	0	1	500	1.5dB
0	1	1	0	500	3.5dB
0	1	1	1	500	6dB
1	0	0	0	400	0
1	0	0	1	400	3.5dB
1	0	1	0	400	6dB
1	0	1	1	400	9dB
1	1	0	0	1000	0
1	1	0	1	1000	-3.5dB
1	1	1	0	1000	-6dB
1	1	1	1	1000	-9dB

### Truth Table 2

EQ_1 <sup>(2)</sup>	EQ_0 <sup>(1)</sup>	Equalization @ 1.25GHz (dB)
0	0	3
0	1	6
1	0	9
1	1	12

#### Notes:

1. Internal 100Kohm pull-up

2. For 42-TQFN (ZHE) package, there is an internal connection to GND.

3. For 48-TQFN (ZDE) package, external connection is allowed and there is an internal 100KW pull-up.

#### Digital Video Level Shifter for dual mode DP signals w/ inverting buffer for HPD signal

#### **Electrical Characteristics**

#### **Table 3: Power Supplies and Temperature Range**

Symbol	Parameter	Min	Nom	Max	Units	Comments	
V <sub>DD</sub>	3.3V Power Supply	3.0	3.3	3.6	V		
I <sub>CC</sub>	Max Current			100	mA	Total current from V <sub>DD</sub> 3.3V supply when de- emphasis/pre-emphasis is set to 0dB.	
I <sub>CCQ</sub>	Standby Current Consump- tion			2	mA	OE# = HIGH	
TCASE	Case temperature range for operation with spec.	-40		85	Celsius		

#### Table 4: OE# Description

OE#	Device State	Comments
Asserted (low voltage)	Differential input buffers and output buffers enabled. Input impedance = $50\Omega$	Normal functioning state for IN_D to OUT_D level shifting function.
Unasserted (high voltage)	Low-power state. Differential input buffers and termination are disabled. Differential inputs are in a high-impedance state. OUT_D level-shifting outputs are disabled. OUT_D level-shifting outputs are in high- impedence state. Internal bias currents are turned off.	<ul> <li>Intended for lowest power condition when:</li> <li>No display is plugged in or</li> <li>The level shifted data path is disabled</li> <li>HPD_SINK input and HPD_SOURCE# output are not affected by OE# SCL_SOURCE, SCL_SINK, SDA_SOURCE and SDA_SINK signals and functions are not affected by OE#</li> </ul>

# Digital Video Level Shifter for dual mode DP signals w/ inverting buffer for HPD signal

#### **Symbol** Max Comments Parameter Min Nom Units Tbit is determined by the display mode. Nominal bit rate ranges from 250Mbps to 2.5Gbps Tbit Unit Interval 360 ps per lane. Nominal Tbit at 2.5Gbps=400ps. 360ps=400ps-10% VRX-DIFFp-p=2'|VRX-D+ x VRX-D-| Differential Input Peak to 0.175 1.200 V V<sub>RX-DIFFp-p</sub> Peak Voltage Applies to IN\_D and RX\_IN signals Minimum Eye Width at The level shifter may add a maximum of 0.02UI 0.8 Tbit T<sub>RX-EYE</sub> IN\_D input pair jitter VCM-AC-pp = |VRX-D+ + VRX-D-|/2 - VRX-CM-DC. AC Peak VRX-CM-DC = DC(avg) of VRX-D+ + VRX-100 mV VCM-AC-pp Common Mode Input D-|/2 Voltage VCM-AC-pp includes all frequencies above 30 kHz. Required IN D+ as well as IN D- DC imped-Z<sub>RX-DC</sub> 40 50 60 Ω ance $(50\Omega \pm 20\%$ tolerance). Intended to limit power-up stress on chipset's 0 V V<sub>RX-Bias</sub> 2.0 PCIE output buffers. Differential inputs must be in a high impedance 100 kΩ Z<sub>RX-HIGH-Z</sub> state when OE# is HIGH.

#### Table 5: Differential Input Characteristics for IN\_D and RX\_IN signals

# Digital Video Level Shifter for dual mode DP signals w/ inverting buffer for HPD signal

### **TMDS Outputs**

The level shifter's TMDS outputs are required to meet HDMI 1.3 specifications.

The HDMI 1.3 Specification is assumed to be the correct reference in instances where this document conflicts with the HDMI 1.3 specification.

#### Table 6: Differential Output Characteristics for TMDS\_OUT signals

Symbol	l Parameter Min		Parameter Min Nom Max		Units	Comments
V <sub>H</sub>	Single-ended high level output voltage	AVDD-10mV	AVDD	AVDD+10mV	V	AVDD is the DC ter- mination voltage in the HDMI or DVI Sink. AVDD is nominally 3.3V
VL	Single-ended low level output voltage	AVDD-600mV	AVDD-500mV	AVDD-400mV	V	The open-drain output pulls down from AVDD.
V <sub>SWING</sub>	Single-ended out- put swing voltage	450mV	500mV	600mV	v	Swing down from TMDS termination volt- age (3.3V ± 10%)
I <sub>OFF</sub>	Single-ended current in high-Z state		50		μA	Measured with TMDS outputs pulled up to AVDD Max (3.6V) through 50Ω resistors.
T <sub>R</sub>	Rise time	125ps		0.4Tbit	ps	Max Rise/Fall time @2.7Gbps = 148ps. 125ps = 148-15%
T <sub>F</sub>	Fall time	all time 125ps		0.4Tbit	ps	Max Rise/Fall time @2.7Gbps = 148ps. 125ps = 148-15%
T <sub>SKEW-INTRA</sub>	Intra-pair differential skew			30	ps	This differential skew budget is in addition to the skew presented between D+ and D- paired input pins. HDMI revision 1.3 source allow- able intra-pair skew is 0.15Tbit.
T <sub>SKEW-INTER</sub>	Inter-pair lane- to-lane output skew			100	ps	This lane-to-lane skew budget is in addition to skew between differential input pairs
T <sub>JIT</sub>	Jitter added to TMDS signals			25	ps	Jitter budget for TMDS signals as they pass through the level shifter. 25ps = 0.056 Tbit at 2.25 Gb/s

#### Digital Video Level Shifter for dual mode DP signals w/ inverting buffer for HPD signal

#### **TMDS** output oscillation elimination

The inputs do not incorporate a squelch circuit. Therefore, we reccomend the input to be externally biased to prevent output oscillation. Pericom reccomends to add a 1.5Kohm pull-up to the CLK- input for each oif the video input ports.



TMDS Input Fail-Safe Recommendation

#### Digital Video Level Shifter for dual mode DP signals w/ inverting buffer for HPD signal

#### **Table 8: HPD Characteristics**

Symbol	Parameter	Min	Nom	Max	Units	Comments
V <sub>IH-HPD</sub>	Input High Level	2.0	5.0	5.3	V	Low-speed input changes state on cable plug/ unplug
V <sub>IL-HPD</sub>	HPD_sink Input Low Level	0		0.8	V	
I <sub>IN-HPD</sub>	HPD_sink Input Leakage Current			70	μΑ	Measured with HPD_sink at $\rm V_{IH\text{-}HPD}$ max and $\rm V_{IL\text{-}HPD}$ min
V <sub>OH-HPDB</sub>	HPD_Source# Output High-Level, I <sub>OH</sub> = -200μA	0.8		1.1	V	$V_{DD} = 3.3V \pm 10\%$
Vol-hpdb	HPD_Source# Output Low-Level, I <sub>OL</sub> = 200µA	0		0.1	V	
T <sub>HPD</sub>	HPD_Source# to HPD_source propaga- tion delay			200	ns	Time from HPD_sink changing state to HPD_source# changing state. Includes HPD_source rise/fall time
T <sub>RF-HPDB</sub>	HPD_Source# rise/ fall time	1		20	ns	Time required to transition from $V_{OH\text{-}HPD}$ to $V_{OL\text{-}HPD}$ or from $V_{OL\text{-}HPD}$ to $V_{OH\text{-}HPD}$

### Table 9: OE# Input and DDC\_EN

Symbol	Parameter	Min	Nom	Max	Units	Comments
V <sub>IH</sub>	Input High Level	2.0		V <sub>DD</sub>	V	TMDS enable input changes state on cable plug/unplug
V <sub>IL</sub>	Input Low Level	0		0.8	V	
I <sub>IN</sub>	Input Leakage Current			10	μΑ	Measured with input at $V_{\text{IH-EN}}\text{max}$ and $V_{\text{IL-EN}}\text{min}$

DDC I/O Pins (SCL, SCL_SINK, SDA, SDA_SINK)									
$ I_{lkg}  \qquad Input leakage current \qquad V_{I} = 0.1 V_{DD} \text{ to } 0.9 V_{DD} \text{ to isolated} \\ DDC \text{ ports} \qquad \qquad 0.1 \qquad 2 \qquad \mu A$									
C <sub>IO</sub>	Input/output capacitance	$V_{I} = 0V$		7.5		pF			
R <sub>ON</sub>	Switch resistance	$I_{O} = 3mA, V_{O} = 0.4V$		25	50	ohm			
VPASS	Switch output voltage	$V_{I} = 3.3V$ , $I_{I} = 100 \mu A$	1.5 <sup>(2)</sup>	2.0	2.5 <sup>(3)</sup>	V			

### **Table 10: Termination Resistors**

Symbol	Parameter	Min	Nom	Max	Units	Comments
R <sub>HPD</sub>	HPD_sink input pull- down resistor.	80K	100k	120K	Ω	Guarantees HPD_sink is LOW when no display is plugged in.

#### Digital Video Level Shifter for dual mode DP signals w/ inverting buffer for HPD signal

### **Recommended Power Supply Decoupling Circuit**

Figure 1 is the recommended power supply decoupling circuit configuration. It is recommended to put  $0.1\mu$ F decoupling capacitors on each VDD pins of our part, there are four  $0.1\mu$ F decoupling capacitors are put in Figure 1 with an assumption of only four VDD pins on our part, if there is more or less VDD pins on our Pericom parts, the number of  $0.1\mu$ F decoupling capacitors should be adjusted according to the actual number of VDD pins. On top of  $0.1\mu$ F decoupling capacitors on each VDD pins, it is recommended to put a  $10\mu$ F decoupling capacitor near our part's VDD, it is for stabilizing the power supply for our part. Ferrite bead is also recommended for isolating the power supply for our part and other power supplies in other parts of the circuit. But, it is optional and depends on the power supply conditions of other circuits.



Figure 1 Recommended Power Supply Decoupling Circuit Diagram

#### Digital Video Level Shifter for dual mode DP signals w/ inverting buffer for HPD signal

#### **Requirements on the Decoupling Capacitors**

There is no special requirement on the material of the capacitors. Ceramic capacitors are generally being used with typically materials of X5R or X7R.

### Layout and Decoupling Capacitor Placement Consideration

- i. Each  $0.1\mu$ F decoupling capacitor should be placed as close as possible to each V<sub>DD</sub> pin.
- ii. V<sub>DD</sub> and GND planes should be used to provide a low impedance path for power and ground.
- iii. Via holes should be placed to connect to V<sub>DD</sub> and GND planes directly.
- iv. Trace should be as wide as possible
- v. Trace should be as short as possible.
- vi. The placement of decoupling capacitor and the way of routing trace should consider the power flowing criteria.
- vii. 10µF capacitor should also be placed closed to our part and should be placed in the middle location of 0.1µF capacitors.
- viii. Avoid the large current circuit placed close to our part; especially when it is shared the same  $V_{DD}$  and GND planes. Since large current flowing on our  $V_{DD}$  or GND planes will generate a potential variation on the  $V_{DD}$  or GND of our part.



Figure 2 Layout and Decoupling Capacitor Placement Diagram

# PERICOM\*

# PI3VDP411LST

# Digital Video Level Shifter for dual mode DP signals w/ inverting buffer for HPD signal



09-0117

# Digital Video Level Shifter for dual mode DP signals w/ inverting buffer for HPD signal



09-0091

Note:

For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php

#### **Ordering Information**

Ordering Code	Package Code	Package Description
PI3VDP411LSTZDE	ZD	48-pin Pb-free & Green, TQFN
PI3VDP411LSTZBE	ZB	48-pin Pb-free & Green, TQFN

Notes:

• Thermal characteristics can be found on the company web site at www.pericom.com/packaging/

• E = Pb-free and Green

• Adding an X Suffix = Tape/Reel

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com