

## Is Now Part of



# ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <a href="https://www.onsemi.com">www.onsemi.com</a>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, emplo



**April 2016** 

# **HUFA76407DK8T\_F085**

# Dual N-Channel Logic Level UltraFET Power MOSFET 60 V, 3.5 A, 105 m $\Omega$


#### **General Description**

These N-Channel power MOSFETs are manufactured using the innovative UltraFET® process. This advanced process technology achieves the lowest possible onresistance per silicon area, resulting in outstanding performance. This device is capable of withstanding high energy


in the avalanche mode and the diode exhibits very low reverse recovery time and stored charge. It was designed for use in applications where power efficiency is important, such as switching regulators, switching convertors, motor drivers, relay drivers, low-voltage bus switches, and power management in portable and battery-operated products.

#### **Features**

- Ultra-Low On-Resistance  $r_{DS(on)} = 0.090\Omega$  at  $V_{GS} = 10 \text{ V}$
- Ultra-Low On-Resistance  $r_{DS(on)} = 0.105\Omega$  at  $V_{GS} = 5$  V
- Peak Current vs Pulse Width Curve
- UIS Rating Curve
- Transient Thermal Impedance Curve vs Board Mounting Area
- Switching Time vs R<sub>GS</sub> Curves
- Qualified to AEC Q101
- RoHS Compliant



**SO-8** 



## **MOSFET Maximum Ratings** T<sub>A</sub> = 25 °C unless otherwise noted

| Symbol                            | Parameter   | Ratings           | Units |  |
|-----------------------------------|---|-------------------|-------|--|
| V <sub>DSS</sub>                  | Drain to Source Voltage (Note 1)  | 60                | V     |  |
| $V_{DRG}$                         | Drain to Gate Voltage ( $R_{GS} = 20k\Omega$ ) (Note 1)                                   | 60                | V     |  |
| $V_{GS}$                          | Gate to Source Voltage  | ±16               | V     |  |
| I <sub>D</sub>                    | Drain Current -Continuous (T <sub>A</sub> = 25 °C, V <sub>GS</sub> = 5V) (Note 2)         | 3.5               |       |  |
|                                   | -Continuous ( $T_A = 25$ °C, $V_{GS} = 10V$ ) (Figure 2) (Note 2)                         | 3.8               | A     |  |
|                                   | -Continuous ( $T_A = 100 ^{\circ}\text{C}, V_{GS} = 5\text{V}$ ) (Note 3)                 | 1                 |       |  |
|                                   | -Continuous ( $T_A = 100 ^{\circ}\text{C}$ , $V_{GS} = 4.5\text{V}$ ) (Figure 2) (Note 3) | 1                 |       |  |
| I <sub>DM</sub>                   | Drain Current -Pulsed   | Figure 4          |       |  |
| UIS                               | Pulsed Avalanche Rating   | Figures 6, 17, 18 |       |  |
| P <sub>D</sub>                    | Power Dissipation (Note 2)  | 2.5               | W     |  |
|                                   | Derate Above 25 °C  | 20                | mW/°C |  |
| T <sub>J</sub> , T <sub>STG</sub> | Operating and Storage Junction Temperature Range  | -55 to +150       | °C    |  |
| $T_L$                             | Temperature for Soldering - Leads at 0.063in (1.6mm) from Case for 10s                    | 300               | °C    |  |
| T <sub>pkg</sub>                  | Temperature for Soldering - Package Body for 10s, See Techbrief TB334                     | 260               | °C    |  |

#### **Package Marking and Ordering Information**

| Device Marking | Device             | Package | Reel Size | Tape Width | Quantity   |
|----------------|--------------------|---------|-----------|------------|------------|
| 76407DK8       | HUFA76407DK8T_F085 | SO-8    | 330mm     | 12mm       | 2500 units |


#### Notes:

- 1.  $T_J$  = 25 °C to 125 °C.
- 2. 50°C/W measured using FR-4 board with 0.76 in<sup>2</sup> (490.3 mm<sup>2</sup>) copper pad at 1second.
- 3. 228°C/W measured using FR-4 board with 0.006 in<sup>2</sup> (3.87 mm<sup>2</sup>) copper pad at 1000 seconds.
- 4. A suffix as "...F085P" has been temporarily introduced in order to manage a double source strategy as Fairchild has officially announced in Aug 2014.

# Electrical Characteristics T<sub>J</sub> = 25°C unless otherwise noted

| Symbol              | Parameter                                 | Test Conditions   | Min | Тур   | Max   | Units    |
|---------------------|---|---|-----|-------|-------|----------|
| Off Chara           | cteristics                                |   |     |       |       |          |
| • · · • · · · · · · |   | $I_{\rm D}$ = 250 $\mu A$ (Figure 12)   | 60  | _     | _     |          |
| BV <sub>DSS</sub>   | Drain to Source Breakdown Voltage         | $V_{GS} = 0 \text{ V}$ $T_A = -40 \text{ °C(Figure 12)}$  | 55  | _     | _     | V        |
|                     |   | $V_{DS} = 55 \text{ V},$  | -   | _     | 1     | +        |
| $I_{DSS}$           | Zero Gate Voltage Drain Current           | $V_{GS} = 0 V$ $T_{A} = 150 ^{\circ}\text{C}$   | _   | _     | 250   | μA<br>nA |
| I <sub>GSS</sub>    | Gate to Source Leakage Current            | V <sub>GS</sub> = ±16 V   | -   | -     | ±100  |          |
|                     | cteristics                                | 00  |     |       |       | 1        |
| V <sub>GS(th)</sub> | Gate to Source Threshold Voltage          | $V_{GS} = V_{DS}, I_D = 250 \mu\text{A} \text{ (Figure 11)}$  | 1   |       | 3     | V        |
| VGS(tn)             | Cate to ocuree Threshold Voltage          | $I_D = 3.8 \text{ A}, V_{GS} = 10 \text{ V (Figure 9,10)}$  | -   | 0.075 | 0.090 | •        |
| r <sub>DS(on)</sub> | Static Drain to Source On Resistance      | $I_D = 3.0 \text{ A}, V_{GS} = 10 \text{ V (Figure 9)}$<br>$I_D = 1.0 \text{ A}, V_{GS} = 5 \text{ V}$ (Figure 9) |     | 0.073 | 0.105 | Ω        |
|                     |   | $I_D = 1.0 \text{ A}, V_{GS} = 3.5 \text{ V}$ (Figure 9)  |     | 0.000 | 0.103 | - 22     |
| Thormal (           | Characteristics                           | [1]   |     | 0.002 | 00    |          |
| THEITHAI (          | Silaracteristics                          | 0.76in <sup>2</sup> (490.3mm <sup>2</sup> ) Pad (Note 2)  | _   |       | 50    |          |
| В                   | Thermal Resistance Junction to<br>Ambient | 0.76iii (490.3iiiii ) Pad (Note 2)<br>0.027in <sup>2</sup> (17.4mm <sup>2</sup> ) Pad (Figure 23)                 |     | _     | 191   | °C/W     |
| $R_{\theta JA}$     |   | 0.027iii (17.4fiiiii ) Pad (Figure 23)<br>0.006in <sup>2</sup> (3.87mm <sup>2</sup> ) Pad (Figure 23)             |     | -     | 228   | C/V      |
| <u> </u>            |   | 0.000111 (0.07111111 ) Fau (Figure 23)  | -   | -     | 220   |          |
|                     | Characteristics (V <sub>GS</sub> =4.5V)   |   |     |       |       |          |
| t <sub>on</sub>     | Turn-On Time                              | _   | -   | -     | 57    | ns       |
| t <sub>d(on)</sub>  | Turn-On Delay Time                        | V <sub>DD</sub> = 30 V, I <sub>D</sub> = 1.0 A,   | -   | 8     | -     | ns       |
| t <sub>r</sub>      | Rise Time                                 | $V_{GS} = 3.5 \text{ V}, R_{GS} = 1.5 \text{ A},$<br>$V_{GS} = 4.5 \text{ V}, R_{GS} = 27 \Omega$                 | -   | 30    | -     | ns       |
| t <sub>d(off)</sub> | Turn-Off Delay Time                       | (Figure 15, 21, 22)   | -   | 25    | -     | ns       |
| t <sub>f</sub>      | Fall Time                                 |   | -   | 25    | -     | ns       |
| t <sub>off</sub>    | Turn-Off Time                             |   | -   | -     | 75    | ns       |
| Switching           | Characteristics (V <sub>GS</sub> =10V)    |   |     |       |       |          |
| t <sub>on</sub>     | Turn-On Time                              |   | -   | -     | 24    | ns       |
| $t_{d(on)}$         | Turn-On Delay Time                        |   | -   | 5     | -     | ns       |
| t <sub>r</sub>      | Rise Time                                 | $V_{DD} = 30 \text{ V}, I_D = 3.8 \text{ A},$   | -   | 11    | -     | ns       |
| t <sub>d(off)</sub> | Turn-Off Delay Time                       | $V_{GS}$ = 10 V, $R_{GS}$ = 30 $\Omega$ (Figure 16, 21, 22)   | -   | 46    | -     | ns       |
| t <sub>f</sub>      | Fall Time                                 | (1 iguite 10, 21, 22)   | -   | 31    | -     | ns       |
| $t_{\text{off}}$    | Turn-Off Time                             |   | -   | -     | 116   | ns       |
| Gate Cha            | rge Characteristics                       |   |     |       |       |          |
|                     | Total Gate Charge                         | $V_{GS} = 0 \text{ to } 10 \text{ V}$ $V_{DD} = 30 \text{ V},$  | -   | 9.4   | 11.2  | nC       |
| Q <sub>g(5)</sub>   | Gate Charge at 5V                         | $V_{GS} = 0 \text{ to } 5 \text{ V}$ $I_D = 1.0 \text{ A},$   | -   | 5.3   | 6.4   | nC       |
| Q <sub>g(TH)</sub>  | Threshold Gate Charge                     | $V_{GS} = 0 \text{ to } 1 \text{ V}$ $I_{q(REF)} = 1.0 \text{ mA},$   | -   | 0.42  | 0.5   | nC       |
| Q <sub>gs</sub>     | Gate to Source Charge                     | (Figure 14, 19, 20)   | -   | 1.05  | -     | nC       |
| Q <sub>gd</sub>     | Gate to Drain "Miller" Charge             |   | -   | 2.4   | -     | nC       |
|                     | Characteristics                           |   |     |       |       |          |
| C <sub>iss</sub>    | Input Capacitance                         | V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V,  | -   | 330   | -     | pF       |
| C <sub>oss</sub>    | Output Capacitance                        | f = 1MHz,   | -   | 100   | -     | pF       |
| C <sub>rss</sub>    | Reverse Transfer Capacitance              | (Figure 13)   | -   | 18    | -     | pF       |
|                     | urce Diode Characteristics                |   |     |       |       |          |
|                     | Source to Drain Diode Forward Voltage     | I <sub>SD</sub> = 3.8 A   | -   | -     | 1.25  |          |
| $V_{SD}$            |   | I <sub>SD</sub> = 1.0 A   | -   | -     | 1.00  | V        |
| t <sub>rr</sub>     | Reverse Recovery Time                     |   | -   | -     | 48    | ns       |
| Q <sub>rr</sub>     | Reverse Recovery Charge                   | I <sub>F</sub> = 1.0 A, di/dt = 100 A/μs  | _   | -     | 89    | nC       |
| - 11                |   |   |     |       |       |          |

# **Typical Characteristics** $T_J = 25^{\circ}C$ unless otherwise noted






Figure 1. NORMALIZED POWER DISSIPATION vs. AMBIENT TEMPERATURE

Figure 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs. AMBIENT TEMPERATURE




Figure 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE




Figure 4. PEAK CURRENT CAPABILITY

### Typical Characteristics T<sub>J</sub> = 25°C unless otherwise noted




Figure 5. FORWARD BIAS SAFE OPERATING AREA




Figure 7. TRANSFER CHARACTERISTICS




Figure 9. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT




Figure 6. UNCLAMPED INDUCTIVE SWITCHING CAPABILITY




Figure 8. SATURATION CHARACTERISTICS




Figure 10. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE

## Typical Characteristics T<sub>J</sub> = 25°C unless otherwise noted




Figure 11. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE




Figure 12. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE




Figure 13. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE




Figure 14. GATE CHARGE WAVEFORMS FOR CONSTANT GATE CURRENT




Figure 15. SWITCHING TIME vs GATE RESISTANCE




Figure 16. SWITCHING TIME vs GATE RESISTANCE



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdt/Patent-Marking.pdf">www.onsemi.com/site/pdt/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative